Abstract
I. Introduction
Synthesis of sequential circuits for low power [1~5] is an area of research that promises to result in large power savings. The sequential circuit design process can be divided into the following steps: (1) State reduction (to minimize the number of state variables); (2) State assignment (to determine the relationship between states); (3) Choice of flip-flops (to determine the state transition diagram by using state variable values); (4) Design of the combinational circuit part (to produce the outputs and next states). State assignment plays an important role in determining the structure and complexity of the resulting finite state machine in terms of the number of nodes required to implement the output and next logic. State assignment also affects the switching activity of the state variables and hence the internal signals in the circuit. During the low-power design of the combinational circuits; it has been found that blocking the redundant signals and shutting off the redundant parts of the circuit is an effective method to lower the energy dissipation [6] . If some part of the circuit has no effect on the circuit functionality during some time period, then this part is functionally redundant in that period. If the part is made inactive (by cutting off the power supply or by fixing its input signals), then power can be saved. This technique of exploiting redundancy can be applied to combinational logic part of a finite state machine. A sequential circuit is however different from a combinational one in a number of important aspects:
(i) A sequential circuit has flip-flops, which store state signals.
(ii) A sequential circuit receives a special signal called clock, which is used to synchronously trigger the flip-flops.
(iii) States are assigned by encoding the state variables.
We next describe three restraining techniques with respect to each of these aspects.
(i) Traditional flip-flops are single-edge triggered flip-flips (SETFF), which are sensitive to either rising or falling edge of the clock. So half of the clock transitions do not have any impact on the circuit and thereby create redundant behaviors, which in turn results in wasted power dissipation in the flip-flops. For this reason, a double-edge triggered flip-flop (DETFF) can be used, which utilizes both transition edges of the clock, and thereby achieves power saving. [6] [7] [8] (ii) The function of the clock is to force all flip-flips to synchronously change their state (from present state to next state). During this switching process, if the next state of a certain flip-flop is the same as its present state, then this flip-flip will be in a holding mode. The clock's triggering action for this flip-flop becomes redundant and can be masked. Therefore, clock gating technique can be used to lower the power dissipation. [9] [10] [11] [12] [13] (iii) redundant states. These redundant states can be beneficial in reducing the complexity of the combinational circuit, but reliability of the circuit may be adversely affected. We must consider the system behavior if it enters one of these redundant states and make the system self-corrective. Theoretically, there should be a technique for avoiding the redundant states, which also saves power dissipation. We have however not found any work on this subject. This paper proposes a priority encoding technique to eliminate any unused state code. The result is that some states do not require binary assignment of all state variables. When the system is in such a state, the unused state variables become redundant. Because the corresponding flip-flop outputs are not used, these flip-flops can be isolated from the clock to reduce their power dissipation. The paper is organized as follows. In the next section we present the design principle of multi-code state assignment by using priority encoding. A practical example of ring counter will be presented to show that restraining redundant states can lead to power saving. In section III, we take two sequential circuits in common use as examples to describe the effect of the number of redundant states and the state probabilities on the multi-code state assignment. Section IV is dedicated to the conclusions. Fig. 1(a) . Although these redundant states can be used to simplify the excitation functions (
II. Priority encoding by using redundant states
problem is that the design will not be self-corrective. We must change 1
, to meet this requirement. The complete state diagram of the revised circuit is shown in Fig. 1b . One can easily verify that if the circuit enters one of the invalid states, it will return to the valid working cycle in a period no more than three clock cycles. We can use these twelve redundant states to realize the multi-code state assignment, as shown in Fig. 2 S is encoded by three zero state variables, the ring counter has evolved from a one-hot type to a one-zero-hot type. [14] Because we use D flip-flops, 
These equations may be used to realize a ring counter with correct functionality, but without any clock gating. Our goal is however to find a low power (i.e. clock gated) ring counter circuit. To do so, we need to derive the clock-gating functions as discussed next. In Fig. 2(b Fig.2(c) . The circuit of Fig. 2(c) has been simulated by PSPICE. Fig.  3(a) 
Fig. 2 Design of a one-zero-hot ring counter (a) Karnaugh-Map and tabular description of state assignment (b) State table and state diagram (c) Gated-clock design
Now let's discuss the power dissipation of the new design. The state assignment table in Fig.1(a) shows that the four flip-flops receive 16 triggering actions from the clock in one cycle. However, the state assignment table in Fig. 2(b) shows that the three flip-flops receive only 9 triggering actions from the clock in one cycle. Consequently, the maximum power saving due to reduction of one flip-flop and clock gating is (16-9)/16 = 43%. The energy dissipation curve of the two circuits in Fig. 3(b) show that the power saving is in fact 33%. The disparity is produced because of the energy dissipation in the NOR gates used for gating clock. 
III. Multi-code state assignment with clock gating
The uni-code state assignment corresponds to a minterm of the state variable space. 
We now discuss the priority encoding using six redundant states. Since 6 = 3+3, two states among the ten digits can be four-coded. Analyzing the original 8421BCD state encoding table, states 8 and 9 can be four-coded, as shown on the right side of Table 1 . This new scheme maintains the characteristics of the original circuit. When 1 = D , the state variables C and B become don't cares, therefore the priority of D is higher than C and B . In the circuit realization, when the input of flip-flop D is 1, this input can be used to isolate the clock that triggers flip-flops C and B so as to reduce the corresponding energy dissipation. The new excitation functions for the four flip-flops are:
Comparison between eqn. The result is that the combinational circuit part is simpler and the power dissipation is lower. As for the energy dissipation of flip-flops, the occurrence probability of each state in any cycle is 10%. From the right part of Table 1 , flip-flops C and B are don't cares in states 8 and 9. During a complete 0-9 count, we save 20% of power dissipation for flip-flops B or C. For the same counting cycle, we thus reduce the power dissipation in all four flip-flops by 10%. Note however that the extra clock gating NOR gate results in some energy dissipation.
In the above example, the occurrence probability of each state was the same. In a general sequential circuit, however, steady state probabilities are not the same. To obtain the maximum power saving, we should therefore choose states with higher occurrence probability and multi-encode them first.
Example 2 8421 BCD detector
An 8421 BCD detector receives a serial input T forming a group of four bits (the least significant bit arrives first). When the detector receives a non-8421 BCD group of bits, the output is 1 = R . The state table for the BCD detector after state reduction is shown in Table 2 . 
A conventional state assignment using state variables ) , , ( z y x is shown by the conventional encoding column in Table 3 . Since the states are all uni-coded, there are two redundant states. From this state assignment, the excitation functions of the three flip-flips and the output function are: 
. We now discuss the priority encoding by using the two redundant states. Since 2 = 1+1, two-code assignments for two of the states are possible. To obtain the maximal power saving, the occurrence probabilities of these two states should be as high as possible. Suppose a , b , c , d , e , f are occurrence probabilities of the six states A, B, C, D, E, F, and τ is the probability of input variable 1 = T . In line with the relationship between the present states and the next states, we obtain the following probability relations:
Take the first equality in eqn.4 as example. From Table 2 
IV. Conclusions
State assignment of sequential circuits influences the complexity of their combinational circuit realization, to which designers attach a lot of importance. The state assignment also influences the switching behavior of the state variables, and hence the power dissipation in these circuits. Previous research has resulted in low power state assignment that would assign codes with minimum Hamming distances to states with high transition probabilities. This paper in contrast proposed a priority-based state assignment technique that exploits the redundant state codes to mask the clock to some of the flip-flops. Priority encoding thus not only eliminates the redundant state codes, but also improves the finite machine reliability. Three practical design examples were presented to show that this technique is feasible and can significantly reduce the energy dissipation.
